Application

14305794 · METHODS FOR DESIGNING INTEGRATED CIRCUITS EMPLOYING VOLTAGE SCALING AND INTEGRATED CIRCUITS DESIGNED THEREBY

Filed 2014-06-16 · Abandoned The official file ↗ · Art unit 2851 · Examiner Binh C Tat Typical · CPC G06F 30/327 · Agere Systems LLC · Kathy Manke

Office actions

first was Restriction requirement

RCEs

no appeal

To first action

25.3 mo

to disposition 30.5 mo

Statutes raised

0 actions read

Unlock the prosecution timelineIncluded in Pro, from $29 a month. Cancel any time.