PATLY.AIApplication
14492392 · SYSTEMS AND METHODS FOR TEST TIME OUTLIER DETECTION AND CORRECTION IN INTEGRATED CIRCUIT TESTING
Filed 2014-09-22 · Granted · Patent 9529036 (2016-12-27) The official file ↗The patent and its PDF ↗ · Art unit 2868 · Examiner Paresh H Patel Typical · CPC G01R 31/2601 · Optimal Plus Ltd. · KOWERT, HOOD, MUNYON, RANKIN & GOETZEL, P.C.
Office actions
0
first was Ex parte Quayle
RCEs
0
no appeal
To first action
18.9 mo
to disposition 27.2 mo
Statutes raised
·
0 actions read