PATLY.AIApplication
19146472 · Circuitry for Staggering Capture Clocks in Testing Electronic Circuits with Multiple Clock Domains
Filed 2025-07-08 · Pending The official file ↗ · Art unit OPAP · Examiner Docket Central Easy · CPC G01R 31/318552 · Synopsys, Inc. · Synopsys/Fenwick
Office actions
0
first was
RCEs
0
no appeal
To first action
n/a
to disposition n/a
Statutes raised
·
0 actions read