Application

19583565 · Wafer-Level Ultra-Thin Quad Flat No-Lead Chip Packaging Method and Chip Packaging Structure

Filed 2026-04-30 · Pending The official file ↗ · Art unit · JiangSu Silicon Integrity Semiconductor Technology Co., Ltd · Forge IP, PLLC

Office actions

first was

RCEs

no appeal

To first action

n/a

to disposition n/a

Statutes raised

0 actions read

Unlock the prosecution timelineIncluded in Pro, from $29 a month. Cancel any time.